



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/039,765

11/07/2001

Franck Roche

00RO30454288

9186

27975 7590 03/04/2011
ALLEN, DYER, DOPPELT, MILBRATH & GILCHRIST P.A.
1401 CITRUS CENTER 255 SOUTH ORANGE AVENUE
P.O. BOX 3791
ORLANDO, FL 32802-3791

EXAMINER

PATEL, NIMESH G

ART UNIT

PAPER NUMBER

2111

NOTIFICATION DATE

DELIVERY MODE

03/04/2011

ELECTRONIC

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

creganoa@addmg.com

Office Action Summary	Application No. 10/039,765	Applicant(s) ROCHE ET AL.	
	Examiner NIMESH G. PATEL	Art Unit 2111	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 16 December 2010.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 20,24,28,31 and 48-50 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 20,24,28,31 and 48-50 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 07 November 2001 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|---|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Claim Objections

1. Claim 20 is objected to because of the following informalities: the claim language “the master device release the tie” on applicant’s page 4 of the current claims should be changed to “the master device releases the tie.” Appropriate correction is required.

Claim Rejections - 35 USC § 103

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 20, 24, 28, 31 and 48-50 are rejected under 35 U.S.C. 103(a) as being unpatentable over SPI Block Guide(hereinafter referred to as SPI), in view of System Management Bus (SMBus) Specification(hereinafter referred to as SMB).
4. Regarding claims 20 and 48, SPI discloses a method and system of transmitting data between a master device and a slave device via a clock line and at least one data line, the clock line being maintained by default on a first logic value(SCK=1), the master device being able to tie the clock line to a potential representing a second logic value opposite the first logic value(Page 27, Figure 4-2, SCK=0 at SCK Edge Nr. 1); the method comprising: when the master device is sending data to the slave device and the slave device is receiving the data from the master device, then the master device applies data to the data line, then ties the clock line to the second logic value(Figure 4-2, Data is applied before SCK Edge Nr. 1); the slave device detects the second logic value on the clock line and reads the data; and the master

Art Unit: 2111

device maintains the data on the data line, the master device releases the data on the data line after the clock line is released by the master device(Figure 4-2, Data is applied until rising edge of clock), and when the slave device is sending data to the master device and the master device is receiving data from the slave device, the master device ties the clock line to the second logic value, the slave device detects the second logic value on the clock line, and then applies data to the data line(Figure 4-2), the master device maintains the tie to the clock line at the second logic value while the master device has not read data, the master device releases the tie to the clock line at the second logic value when the master device has read the data, the slave device maintains the data on the data line at least until an instant when the clock line is released by the master device, and the slave device releases the data on the data line after the clock line is released by the master device(Figure 4-2, Data is applied until rising edge of clock).


5. SPI does not specifically disclose the slave device being able to tie the clock line to a potential representing the second logic value opposite the first logic value, tying the clock line to the second logic value when sending and receiving data and maintaining the tie to the clock line while the slave device has not read the data, releasing the clock line when the slave device has read the data when receiving and releases the data on the data line after the clock line is released by the slave device. However, SMB discloses maintaining the tie to the clock line by slave device(Page 22, Section 4.3.3, Figure 4-7). It would have been obvious to one of ordinary skill in the art to have the slave device be able to tie the clock line to a potential representing the second logic value opposite the first logic value, as disclosed by SMB, in the method of SPI, and therefore tying the clock line to the second logic value when sending and receiving data and maintaining the tie to the clock line while the slave device has not read the data, releasing the clock line when the slave device has read the data when receiving and releases the data on the

Art Unit: 2111

data line after the clock line is released by the slave device when sending data, since this would allow clock synchronization to allow slower slave devices to cope with faster masters.

6. Regarding claim 24, SMB discloses a method wherein a time period that the slave device has to release the clock line after receiving data, is independent of any action by the master device, as the master device does not send any new data while the slave device has not released the clock line(Page 22, Section 4.3.3, Figure 4-7).

7. Regarding claim 28, SPI discloses a method wherein when the clock line has the first logic value, a time period that the master device has to tie the clock line to the second logic value is independent of any action by the slave device(Figure 4-2).

8.  Regarding claim 31, SPI discloses a method, wherein the first logic value is 1 and the second logic value is 0(Figure 4-2).

9. Regarding claim 49, SPI discloses a system, wherein the master device further comprises data receiving unit for waiting for the clock line to have the first logic value(Figure 4-2).

10. Regarding claim 50, SMB discloses a system, wherein the slave device further comprises means for detecting a change from the first logic value to the second logic value on the clock line(Page 22, Section 4.3.3, Figure 4-7).

Response to Arguments

11. Applicant's arguments filed December 16, 2010 have been fully considered but they are not persuasive.

12. In response to applicant's arguments against the references individually, one cannot show nonobviousness by attacking references individually where the rejections are based on combinations of references. See *In re Keller*, 642 F.2d 413, 208 USPQ 871 (CCPA 1981); *In re*

Art Unit: 2111

Merck & Co., 800 F.2d 1091, 231 USPQ 375 (Fed. Cir. 1986). The missing feature in SPI, i.e. the slave tying the clock to the second logic value and releasing the clock, is taught by SMB(Page 22). SPI teaches maintaining data until the clock transitions(Figure 4-2; Data is only changed during clock transitions). The main thing one of ordinary skill in the art would learn from SMB is to stretch the clock to allow slower devices to synchronize with faster devices. One of ordinary skill in the art would take that teaching and apply it to SPI, which works on a different protocol. In SPI, data transitions only on the clock edges. Taking the clock stretching teaching by SMB, a device would be able to tie the clock down when receiving or sending data since it may not be ready for the data transfer. And until the device releases the clock, the data will be valid and cannot change(SPI teaches data being applied before the clock transition and the data being maintained until the clock transitions). Therefore the combination of SPI and SMB teach the clock being stretched, if needed by holding the clock wire down, whether a device is receiving or sending data, and maintaining the data by the sender. It appears that applicant's invention has the slave device tying the clock every time the master has tied the clock to the second logic value, irrelevant of the transfer direction. SMB appears to have the slave device tie the clock only when it is not ready to handle a data transfer. Incorporating this feature(the slave device tying the clock every time, not just selectively) into the current claim language appears to overcome the prior art of record and would more clearly define applicant's invention.

Conclusion

13. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO

Art Unit: 2111

MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to NIMESH G. PATEL whose telephone number is (571)272-3640. The examiner can normally be reached on M-F, 8:30-6:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Rinehart H. Mark can be reached on 571-272-3632. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Nimesh G Patel/
Examiner, Art Unit 2111

/Mark Rinehart/
Supervisory Patent Examiner, Art Unit 2111